Home »
Documentation »
High-Sensitivity Free Space Optical Communications Using Low SWaP Hardware
1. Introduction & Overview
This work demonstrates a significant advancement in Free Space Optical (FSO) communication systems by addressing the critical challenge of Size, Weight, and Power (SWaP). Traditional high-sensitivity or high-data-rate FSO demonstrations often rely on bulky, power-hungry equipment like arbitrary waveform generators, external modulators, or cryogenic receivers. This paper presents a compact, integrated solution using a CMOS-controlled Gallium Nitride (GaN) micro-Light Emitting Diode (micro-LED) as the transmitter and a Complementary Metal-Oxide-Semiconductor (CMOS) integrated Single-Photon Avalanche Diode (SPAD) array as the receiver. The system achieves a data rate of 100 Mb/s with a remarkable receiver sensitivity of -55.2 dBm (equivalent to ~7.5 detected photons per bit) while consuming less than 5.5 W total power, validating the feasibility of high-performance optical links under strict SWaP constraints.
2. Core Technologies
The system's performance hinges on two key integrated photonic technologies.
2.1. SPAD Array Receiver
The receiver is based on a CMOS-integrated array of Single-Photon Avalanche Diodes (SPADs). A SPAD operates in Geiger mode, producing a detectable electrical pulse upon the absorption of a single photon, followed by a dead time. By fabricating arrays and combining outputs, the system overcomes individual SPAD dead time limitations, creating a high-dynamic-range receiver. CMOS integration allows for on-chip signal processing (e.g., quenching, counting), drastically reducing system complexity and power compared to discrete setups. This approach enables sensitivity closer to the Standard Quantum Limit (SQL) than conventional Avalanche Photodiodes (APDs).
2.2. Micro-LED Transmitter
The transmitter utilizes a GaN-based micro-LED. These devices offer high modulation bandwidths (enabling Gb/s rates) and can be fabricated in dense arrays. Crucially, they can be bump-bonded directly to CMOS driver electronics, creating a compact, digitally-interfaced transmitter. This eliminates the need for external digital-to-analog converters (DACs) and high-power laser drivers, contributing significantly to the low SWaP profile.
3. System Implementation & Methods
3.1. Transmission Scheme
The system employs a simple Return-to-Zero On-Off Keying (RZ-OOK) modulation scheme. While requiring higher bandwidth than Non-Return-to-Zero (NRZ), RZ was chosen specifically for SPAD-based receivers. It mitigates Inter-Symbol Interference (ISI) caused by the SPAD dead time and afterpulsing effects, leading to improved Bit Error Ratio (BER) performance. The implementation is straightforward: the transmitter switches between two optical power levels, and the receiver decodes using a single threshold.
3.2. Experimental Setup
The experimental link consisted of the CMOS-driven micro-LED transmitter and the SPAD array receiver placed in a free-space configuration. Data was generated, modulated onto the optical carrier, transmitted, detected by the SPAD array, and then processed to calculate the BER. The total power consumption of both transmitter and receiver electronics was measured to be under 5.5 W.
4. Experimental Results & Performance
Data Rate & Sensitivity
100 Mb/s
at -55.2 dBm
Photon Efficiency
~7.5 photons/bit
at 100 Mb/s
Power Consumption
< 5.5 W
Total System Power
Lower Data Rate Performance
50 Mb/s
at -60.5 dBm sensitivity
Chart Description: A BER vs. Received Optical Power plot would typically show two curves, one for 50 Mb/s and one for 100 Mb/s. The 50 Mb/s curve would reach a target BER (e.g., 1e-3) at a lower power level (approx. -60.5 dBm) than the 100 Mb/s curve (approx. -55.2 dBm), demonstrating the trade-off between data rate and sensitivity. The plot would highlight the performance gap to the Standard Quantum Limit (SQL).
The results clearly demonstrate the trade-off between data rate and sensitivity. At 50 Mb/s, an even higher sensitivity of -60.5 dBm was achieved. The system's performance, at 100 Mb/s, is reported to be within 18.5 dB of the SQL for 635 nm light, which is -70.1 dBm.
5. Technical Analysis & Mathematical Framework
The fundamental limit for such a photon-counting receiver is the Standard Quantum Limit (SQL) for direct detection, derived from the Poissonian statistics of photon arrival. The probability of error for OOK is given by:
Where $P(0|1)$ is the probability of deciding "0" when "1" was sent (missed detection), and $P(1|0)$ is the probability of deciding "1" when "0" was sent (false alarm, often from dark counts). For a SPAD, the detected count rate $R_d$ is not linear with incident photon flux $\Phi$ due to dead time $\tau_d$:
$R_d = \frac{\eta \Phi}{1 + \eta \Phi \tau_d}$
where $\eta$ is the detection efficiency. This non-linearity and associated effects like afterpulsing are key reasons why the simple RZ-OOK scheme was chosen over NRZ, as it provides a clearer temporal separation between bits to reduce ISI.
6. Analyst's Perspective: Core Insight & Critique
Core Insight: Griffiths et al. have executed a masterclass in pragmatic innovation. They didn't chase record-breaking sensitivity in isolation but engineered a holistically optimized system where integrated CMOS photonics directly enable the low-SWaP form factor. The real breakthrough isn't just -55.2 dBm; it's achieving that sensitivity while the entire transceiver sips less power than a household LED bulb. This shifts the narrative from lab curiosity to deployable asset.
Logical Flow & Strategic Choices: The logic is impeccably defensive. 1) Problem: High-performance FSO is SWaP-prohibitive. 2) Solution Hypothesis: CMOS integration of key photonic functions (micro-LED drivers, SPAD arrays with counters) is the only viable path. 3) Validation: Use the simplest possible modulation (RZ-OOK) to first prove the integrated hardware's baseline capability, isolating the SWaP benefit. This mirrors the philosophy in seminal hardware-aware ML research, like the work on "Efficient Processing of Deep Neural Networks: A Tutorial and Survey" (Sze et al., Proceedings of the IEEE, 2017), which argues that algorithm and hardware must be co-designed for real-world efficiency—a principle vividly demonstrated here.
Strengths & Flaws: The primary strength is the compelling system-level demonstration. The <5.5W figure is a sledgehammer argument for field deployment in UAVs or satellites. However, the paper's major flaw is its strategic silence on data density. 100 Mb/s is adequate for sensor telemetry but trivial for modern comms. The use of simple OOK, while wise for this proof-of-concept, leaves massive spectral efficiency on the table. They've built a supremely efficient bicycle to prove the engine works, while the industry needs a truck. Furthermore, the analysis of link robustness (e.g., to atmospheric turbulence, pointing errors)—the Achilles' heel of FSO—is absent, a critical omission for any field-ready system.
Actionable Insights: 1) For Researchers: The immediate next step is not pushing sensitivity another dB, but applying this integrated platform to higher-order modulation (e.g., PPM, DPSK) to boost the bitrate without proportionally increasing SWaP. 2) For Investors & Integrators: This technology is ripe for niche, high-value applications where low data rate, extreme sensitivity, and ultra-low SWaP converge: think deep-space CubeSat cross-links, secure military backpack units, or IoT backhaul in power-constrained environments. The value is in the integration package, not the individual components. 3) Critical Path: The community must now focus on hardening this elegant lab setup—adding adaptive optics for turbulence mitigation and robust acquisition/tracking systems—to transition from a brilliant prototype to a product.
7. Analysis Framework & Case Example
Framework: SWaP-Constrained System Performance Trade-off Analysis
To evaluate technologies like this, we propose a simple yet powerful framework that plots performance on two axes against a SWaP budget constraint:
Axis Y1: Key Performance Indicator (KPI) – e.g., Data Rate (Mb/s), Sensitivity (dBm), or Link Range (km).
Axis Y2: System Efficiency – e.g., KPI per Watt (Mb/s/W) or KPI per unit volume.
Constraint Bubble Size: Total SWaP Budget – e.g., Power (W), Volume (cm³).
Case Application:
This Work (Griffiths et al.): Would occupy a position with moderate absolute Data Rate (~100 Mb/s) but exceptionally high Efficiency (~18 Mb/s/W) within a very small SWaP bubble (<5.5W, compact form).
Traditional High-Sensitivity FSO (e.g., using cryogenic detectors): Might show higher absolute Sensitivity (e.g., -65 dBm) but very low Efficiency (tiny Mb/s/W) and a massive SWaP bubble.
Traditional High-Rate FSO (e.g., using bulky EDFA/lasers): Would show high absolute Data Rate (e.g., 10 Gb/s) but moderate-to-poor Efficiency and a large SWaP bubble.
This visualization instantly reveals that this work's contribution is not in winning on any single absolute KPI, but in dominating the high-efficiency, low-SWaP quadrant, unlocking entirely new application spaces.
8. Future Applications & Development Directions
The integration path demonstrated paves the way for several transformative applications:
Nano/Micro-Satellite Constellations (CubeSats): Ultra-compact, low-power inter-satellite links (ISL) for swarm coordination and data relay in space, where SWaP is paramount.
Unmanned Aerial Vehicle (UAV) Networks: Secure, high-bandwidth air-to-air and air-to-ground data links for surveillance and communication relays.
Portable & Secure Tactical Communications: Man-pack or vehicle-mounted systems for beyond-line-of-sight secure communications immune to RF interception/jamming.
Energy-Harvesting IoT Backhaul: Connecting remote sensor networks where power availability is minimal.
Key Development Directions:
Modulation Advancement: Migrating from OOK to more spectrally efficient or sensitivity-optimized schemes like Pulse Position Modulation (PPM) or differential phase-shift keying (DPSK) leveraging the same CMOS platform.
Wavelength Scaling: Developing micro-LEDs and SPADs at telecommunications wavelengths (e.g., 1550 nm) for better atmospheric transmission and eye safety.
Co-Integration & System-on-Chip (SoC): Further integration of driver electronics, digital signal processing (DSP for forward error correction, clock recovery), and control logic onto a single CMOS chip alongside the photonic devices.
Beam Steering Integration: Incorporating micro-electromechanical systems (MEMS) or liquid crystal-based beam steering directly into the package for robust alignment and tracking.
9. References
Griffiths, A. D., Herrnsdorf, J., Almer, O., Henderson, R. K., Strain, M. J., & Dawson, M. D. (2019). High-sensitivity free space optical communications using low size, weight and power hardware. arXiv preprint arXiv:1902.00495.
Khalighi, M. A., & Uysal, M. (2014). Survey on free space optical communication: A communication theory perspective. IEEE Communications Surveys & Tutorials, 16(4), 2231-2258.
Sze, V., Chen, Y. H., Yang, T. J., & Emer, J. S. (2017). Efficient processing of deep neural networks: A tutorial and survey. Proceedings of the IEEE, 105(12), 2295-2329. (Cited for system-level co-design philosophy).
Henderson, R. K., Johnston, N., Hutchings, S. W., & Gyongy, I. (2019). A 256x256 40nm/90nm CMOS 3D-Stacked 120dB Dynamic-Range Reconfigurable Time-Resolved SPAD Imager. 2019 IEEE International Solid-State Circuits Conference (ISSCC) (pp. 106-108). IEEE. (Example of advanced CMOS-SPAD integration).
McKendry, J. J., et al. (2012). High-speed visible light communications using individual pixels in a micro light-emitting diode array. IEEE Photonics Technology Letters, 24(7), 555-557.
Shannon, C. E. (1948). A mathematical theory of communication. The Bell System Technical Journal, 27(3), 379-423. (Foundational theory underlying all communication limits).